Self-timed Manchester chain carry propagate adder
نویسندگان
چکیده
منابع مشابه
Self-timed Manchester chain carry propagate adder - Electronics Letters
For cube 3, b{ 7,12,14,15) *c’{ 2,6,11,14,l 5)*d{ 6,11,14,15) *d{ 7, 12,14,15), we can obtain test vectors that sensitise a path {d,6,11,14,15} or a path {d,7,12,14,15}. However, these test vectors cannot detect the path delay faults along the path {d,6,11,14,15} or the path {d,7,12,14,15} because they sensitise more than one path. The path {d,6,11,14,1S} and the path {d,7,12,14,15) are uiitest...
متن کاملComparison of an Asynchronous Manchester Carry Chain Adder to a Synchronous Manchester Carry Chain Adder
We compare two 16 bit adders based on the Manchester Carry Chain (MCC) circuit topology using the TSMC .25 µm process technology. The first circuit is a synchronous 16 bit adder based on an optimized 4-bit MCC where the carry out of each of the 4-bit MCCs are ripple carried into the next MCC block through an edge sensitive D-Flip Flop. The second circuit is an asynchronous adder, which uses the...
متن کاملPower efficient carry propagate adder
Here we describe the design details and performance of proposed Carry Propagate Adder based on GDI technique. GDI technique is power efficient technique for designing digital circuit that consumes less power as compare to most commonly used CMOS technique. GDI also has an advantage of minimum propagation delay, minimum area required and less complexity for designing any digital circuit. We desi...
متن کاملOptimal Final Carry Propagate Adder Design for Parallel Multipliers
Based on the ASIC layout level simulation of 7 types of adder structures each of four different sizes, i.e. a total of 28 adders, we propose expressions for the width of each of the three regions of the final Carry Propagate Adder (CPA) to be used in parallel multipliers. We also propose the types of adders to be used in each region that would lead to the optimal performance of the hybrid final...
متن کاملDesign of Parallel Self-timer Adder without Carry Chain Propagation
Many pipelined adaptive signal processing systems are subject to a trade-off between throughput and signal processing performance incurred by the pipelined adaptation feedback loops. In the conventional synchronous design regime, such throughput/performance trade-off is typically fixed since the pipeline depth is usually determined in the design phase and remains unchanged in the run time. Neve...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics Letters
سال: 1996
ISSN: 0013-5194
DOI: 10.1049/el:19960512